Lehrinhalte
Realisation of a VHDL- or Verilog-based VLSI System Design Project in a Team with industrial constraints
Literatur
Lecture slides Computer Aided Design for SoCs
Voraussetzungen
Mandatory Prerequisite: Lecture Computer Aided Design for SoCs,
At least one high-level Programming Language, Basic Know-How Linux/Unix, Computer Architectures
Online-Angebote
moodle
Realisation of a VHDL- or Verilog-based VLSI System Design Project in a Team with industrial constraints
Literatur
Lecture slides Computer Aided Design for SoCs
Voraussetzungen
Mandatory Prerequisite: Lecture Computer Aided Design for SoCs,
At least one high-level Programming Language, Basic Know-How Linux/Unix, Computer Architectures
Online-Angebote
moodle
- Lecturer: Klaus Hofmann
- Lecturer: Dominic Korner
Semester: ST 2021
Jupyterhub API Server: https://tu-jupyter-t.ca.hrz.tu-darmstadt.de